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9 In third paragraph, change Table II to Table I.
10 In third paragraph, change ATOM to atom.
18 "± 3 V peak-to-peak" is a measurement condition for Crosstalk.
"I = 1 mA" is a measurement condition of Input Current.
20 In figure 8, add an equals sign between 10.5 V and Vp-.
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ABSTRACT
This report describes the design of an Analog Tree-Organized
Multiplexer (ATOM) which is intended for use in the telemetry
system of an interplanetary space craft. The ATOM will be fabricated
by a monolithic, dielectric isolation process, and will contain silicon
junction field-effect transistors (JFET) as the active elements.
A theoretical analysis of the effect of the radiation environment
described in JPL Specification No. CS505479A on the performance
of the ATOM is described. The analysis indicates that the expected
radiation environment will cause only minor changes in the
preradiation characteristics of ATOM.
The design of the JFET in the ATOM to meet the electrical
requirements in JPL Specification No. CS505479A, when fabricated
by either the double poly-dielectric isolation process or the raised
dielectric isolation process, is described. The effect of the heat
treatment required for the dielectric isolation process on the diffusion
profile of the JFET is described.
The layout of the ATOM circuit for fabrication by either the
double poly or raised dielectric isolation process is also described.
The raised dielectric isolation process is recommended by Texas
Instruments to be used in fabricating the ATOM. The final selection
of the fabrication process will be made by JPL.
in
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SECTION I
INTRODUCTION
The purpose of this contract is the design, fabrication, and electrical testing of the Analog
Tree-Organized Multiplexer (hereafter referred to as ATOM), illustrated in Figure 1. The dual
four-channel ATOM is intended for use in the analog data-sampler (multiplexer) section of the
measurement processor (telemetry) subsystem of an interplanetary space craft. The measurement
processor is required to have a useful life up to 12 years for outer-planet missions. The assigned
design priorities which correspond to this mission are reliability, electrical performance, simplicity
of fabrication process, and cost. The multiplexer may consist of up to 1000 channels, which would
be achieved by pyramiding ATOM switches. Ten levels of tree switching (the ATOM contains two
levels), containing 171 ATOMs, make a 1024-channel multiplexer.
The results of a study of the radiation environment specified by JPL Specification
No. CS505479A on the ATOM are included in this report. The specified radiation environment is
expected to have a minor effect on the preradiation characteristics of the ATOM.
The ATOM circuit illustrated in Figure 1 will be fabricated on a monolithic, dielectrically
isolated, silicon bar and will have gold beam-lead connections to the outside world.
This report describes the design and layout of the ATOM for fabrication by either the double
poly-dielectric isolation process or a raised dielectric isolation process. The final fabrication process
selection will be made by JPL.
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Figure 1. ATOM Circuit Configuration
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SECTION II
RADIATION EFFECTS STUDY
A. INTRODUCTION
This section describes the results of a theoretical study of radiation effects on the junction
field-effect transistor which will be used as the active device in the ATOM.
B. RADIATION ENVIRONMENT
The radiation environment assumed for this study is described in Table II of JPL
Specification CS505479A; this radiation-environment description is included here, for
completeness, as Table I.
1. Shielding Considerations
In Section 3.9.6 of JPL Specification CS505479A, the following statement appears:
Aluminum in the range of 0.015 to 0.5 inch thickness shall be
assumed to be representative of the amount of shielding provided by
the housing and by materials within the housing.
In accordance with this statement, a preliminary estimate was made of the effect of such shielding
on the electron and proton fluence spectra. The results of this estimate are shown in Figure 2. Here,
the unshielded proton and electron spectra are compared with the spectra modified by shielding
having the two extreme values of thickness, 0.015 and 0.5 inch. The modified spectra were
obtained, point by point, by computing the average energy loss of a particle having an incident
energy equal to the abscissa of a particular point in the unmodified spectrum and then translating
that point to the left by the amount equal to the computed loss.
Energy-loss computations were made by reference to a standard table of stopping-power values
for electrons and protons in aluminum. Neither the unmodified nor the modified spectra of
Figure 2 is the density type in the sense of describing the particle fluence per unit energy interval,
d0/dE; rather, they represent discrete values of fluence within energy channels centered about the
energies represented by the abscissas. These discrete points are connected by line segments in the
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Table I. Radiation Environment
Radiation
Type
A. Electron
B. Proton
C. Neutron
D. Gamma
Energy (MeVI
3
10
30
100
300
3
10
30
100
300
1000
3000
10,000
Energy Spectrum
Energy Interval (MeV) Percent
<0.5 11
0.5-1.5 25
1.5-2.5 35
2.5 - 3.5 25
>3.5 4
Energy Spectrum
Energy Interval (MeV) Percent
0.2 - 0.5 7
0.5-1.0 24
1.0-2.0 17
2.0 - 3.0 50
>3.0 2
Peak Flux
(Particles/cm^sec)
2.6 X 109
1.2 X 108
2.2 X 107
3.2 X 10?
2.5X106
2.9 X 10?
3.9X106
2.6 X 106
2.4 X 107
9.1 X 10?
3.0 X 107
Flux
(Neutrons/cm^sec)
3.5X103
Dose Rate
(Rad/hr)
1.0 X 10~1
Fluence
(Particles/cm2)
6.4 X 101°
5:1 X 1010
2.2 X 1011
3.2 X1011
2.5X1010
1.7 X1011
9.6 X 1011
3.9 X1012
1.6 X 1012
6.1 X 109
4.7 X 108
2.0 X 108
9.9 X 107
Fluence
(Neutrons/cm^)
1.5 X 1012
Dose (Rads)
1.0X 104
illustration simply for graphical clarity. Figure 2 shows that modification of the spectra by shielding
is extensive only in the case of the 0.5-inch shield and incident protons. Because it is inappropriate
to assume that the 0.5-inch shield uniformly surrounds the object devices, we have decided to
ignore the shielding completely and to proceed with the worst-case analysis, assuming that the
unshielded spectra characterize the radiation incident on the ATOM JFET.
C. IONIZATION CURRENT
A steady-state current is generated in a semiconductor device by incident radiation as a result
of the production of electron-hole pairs in the semiconductor and their subsequent collection. The
magnitude of this current can be calculated from the rate of ion-pair production for a given
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Figure 2. Effect of Shielding on Proton and Electron Fluence
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collection volume and an assumed collection efficiency. For charged particles such as electrons and
protons, the ion-pair production rate can be calculated from the energy loss in the collection
volume, assuming a fixed energy required to produce an ion pair in the semiconductor. For silicon,
the latter quantity is 3.6 eV/ion pair.
1. Collection Volume
To calculate the ionization current collected by a pn junction, it is usual to assume that all
electrons and holes contribute to the current generated within a diffusion length of the edge of the
space-charge region. In the present case, we shall make the worst-case assumption that the
collection volume equals the entire dielectrically isolated "tub." The dimensions of this structure
are indicated in Figure 3. The tub consists of a rectangular region (with sloped sides) about
-^26 X 28 mils along the sides with a thickness of 1 mil, or 25.4jum.
2. lonization-Current Computation
The ionization current due to an incident ionizing particle flux, 0, is given by
qe { (E) 0(E) Acvtcv
!pp= e (1)
where:
qe = electronic charge
£ (E)= stopping power of target material
for particle of incident energy, E
ACV = collection area
tcv = collection volume thickness
e = energy required to produce one
ion pair = 3.6 eV in silicon
The needed values for the stopping power are obtained from a standard tabulation of this quantity
for electrons and protons. In consulting the tables, we make the approximation of using the £(E)
values given for aluminum, in place of silicon.
Using Equation (1) to compute the ionization-current contributions from each of the several
particle energies gives the results shown in Table II. The total predicted ionization current, due to
both electrons and protons, is 9.6 X 10 A.
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D. DISPLACEMENT EFFECTS
Sufficiently energetic neutrons, charged particles, or 7 radiation can produce more or less
permanent damage in semiconductor materials and devices by displacement of crystalline lattice
atoms. The observed effects of lattice atom displacements in semiconductor materials are
diminution of minority carrier lifetime, majority carrier concentration (in silicon), and carrier
mobility. These changes in material parameters are manifest in degradation of device performance.
In bipolar transistors, decreases in current gain and increases in saturation voltage and leakage
current are most conspicuous. In the junction field-effect transistor, increase of "on" resistance is
the primary effect with decrease of V
 o as a second-order effect.
The mechanism of lattice atom displacement damage can be described briefly. Incident
radiation interacts with the crystalline semiconductor material to produce lattice atom recoil events
which are more or less uniformly distributed in the radiation path. In the case of incident particles,
charged or uncharged, the recoil events result (mostly) from elastic scattering interactions. In the
case of incident y rays, the recoils are produced by Compton electrons, which are the primary
interaction products. The recoiling lattice atoms, if sufficiently energetic, can dislodge other lattice
atoms, producing secondary recoil events. This cascade of atom displacements establishes a
distribution of crystalline defects consisting of lattice vacancies and interstitial atoms. These defects
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Table II. lonization Current
Protons —
EP
(MeV)
3
10
30
100
300
1000
Electrons —
(MeV)
3
10
30
100
300
_-*••,
2.9 X 107
3.9 X106
2.6 X106
2.4 X 107
9.1 X 107
3.0 X107
(cm-2s-1)
2.6 X 109
1.2X 108
2.2 X107
3.2 X 107
2.5 X 106
*»&+
85.0
34.0
14.2
5.6
2.8
1.75
Total Ipp for Protons =
-X.
1.6
1.95
2.75
5.5
13.5
Total Ipp for Electrons =
Ipp
(amp)
3.06 X 10-9
1.64X10-10
4.58 X 10~11
1.67X 10-10
3.17 X 10-1°
6.51 X 10-11
3.82 X 10-9
Ipp
(amp)
5.2 X ID"9
2.90 X 10-1°
7.50 X 10-11
2.18 X 10-1°
4.19X 10-11
5.82 X 10-9
may then move about within the crystal and interact with one another, or with defects existing
within the crystal prior to irradiation, to form more or less stable defect complexes. These defect
complexes contribute one or more electron energy levels, usually within the band gap, the presence
of which modifies the location of the Fermi level. The presence of electron trapping levels, together
with the concomitant adjustment of the Fermi level position within the band gap, produces the
observed changes in the semiconductor lifetime, carrier concentration, conductivity, and mobility.
Clearly, many variables are involved in a completely general description of this damage
mechanism for the various radiation types over wide ranges of incident energy. One such variable,
for example, is the spatial distribution of primary recoil events. Electrons produce uniformly
dispersed displacements, whereas neutrons generate dense clusters of displacements within which
the behavior of a vacancy or interstitial differs considerably from that of its counterpart in
isolation. Another variable is the nature and concentration of preirradiation defects and impurities.
The carrier-removal rate for neutrons in silicon depends, for example, on the oxygen concentration
in the target, which can vary over two orders of magnitude without conspicuously affecting
electrical characteristics of the host crystal.
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For engineering purposes, and in particular for predicting radiation effects on semiconductor
devices, it would be desirable to have experimental data giving lifetime, conductivity, and mobility
as functions of the initial values of these parameters and of radiation type, energy, and fluence.
Unfortunately, such comprehensive data are not available. Many radiation studies have been made
to determine the spectra of defect energy levels and their introduction rates for the various
o
radiation types. However, the work of correlating these studies, eliminating conflicting results, and
reducing the data to a useful engineering form has progressed to practical conclusions only, perhaps,
for the case of neutron irradiation. Buehler's curves, of n- and p- type silicon resistivity as functions
of preirradiation resistivity and of neutron fluence,3 exemplify the type of information needed for
the other semiconductor-material parameters and the other radiation types. In the absence of such
information, radiation-effects predictions must be approached theoretically, accepting the
uncertainty which this entails.
The objective of this portion of the ATOM JFET radiation-effects study is to estimate the
displacement effects, due to the radiation environment described in Table I, on the channel
resistivity and junction leakage current in the proposal JFET structure. The method used here
consists in converting the radiation-environment description into an equivalent reactor spectrum
neutron fluence, i.e., equivalent with respect to displacement density, and using Buehler's curves
and other experimental neutron data to estimate channel resistivity and junction leakage current
increases in the ATOM JFET. Implicit in this method is the assumption that certain fluences of two
distinct types of radiation (e.g., electrons and neutrons) will produce equal channel resistivity
changes, provided that they produce equal densities of lattice atom displacements. This assumption
ignores the systematic differences in displacement distribution and the differences in subsequent
interactions with impurities and defects which these distribution differences promote. There
appears to be, however, no alternative method with which to treat, on an equal footing, all four
radiation types over their complete, corresponding energy ranges.
1. Equivalent Reactor Spectrum Neutron Fluence
The equivalent reactor spectrum neutron fluence is derived by computing the expected lattice
atom displacement density for each of the four radiation types in the environment of interest
(Table II), summing the results, and computing the reactor spectrum neutron fluence required to
produce a displacement density equal to that sum. The formulas used for these computations were
taken, for the most part, from Radiation Damage in Solids, D. S. Billington and J. H. Crawford,
Chapter 2, pp. 11-54.2 The formula for lattice atom displacement density has the general form
Nd = NAad0 v (2)
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where:
 XT ,. . . , .„_ , _-*.N^ = displacement density (cm J)
N A = target ATOM density (cm ~3)
9
a^ = displacement cross section (cm"')
0 = radiation fluence (cm )
v = average number of displacements
per primary recoil event
The displacement cross section is defined as the target atom cross section for an interaction
with the incoming radiation capable of giving the target atom a kinetic energy in excess of the
threshold energy for lattice displacement. In silicon, the threshold energy lies between 13 and
31 eV; the lower value was used in this analysis.
For electrons and protons, the displacement cross section is derived by integrating the
Rutherford differential elastic scattering cross section over residual particle energies from the
displacement threshold energy to the maximum energy of transfer. For j rays, the Compton cross
section must be substituted, in the integration, for the Rutherford scattering cross section.
The average number of displacements per recoil ATOM, v is derived from the model of Kinchin
9
and Pease, with the result
Ep
 mv = (j)
where:
E = average primary recoil energy
Ed = displacement threshold energy = 13 eV for silicon
The average recoil energy, Ep, is computed from the theoretical probability distribution of Ep for
the radiation type of interest.
In Table III, the expressions for o^ and v used in this analysis are tabulated for the four types
of radiation. For neutrons, a^ is approximated, following Billington and Crawford, by an
experimental value for the total scattering cross section. For X rays, a^ is obtained from a graphical
presentation, published by Oen and Holmes,4 of a quantity called a^c, the Compton displacement
cross section. This quantity includes v; no separate equation for v is needed in this case.
10
Report No. 03-71-95
Table III. Formulas for Computation of Displacement Density
Radiation Type Displacement Cross Section,
7rb'2E (Max)
P
Avg Number of Dis-
placements per _
Primary Recoil, v
Electrons
(Relativistic Rutherford scattering)
7rt> E (Max)
4E
Protons In
Ep(Max)
2Z1Z2e
Neutrons
7-Rays
b =
a total scattering cross section
2 X 10~24cm2
a. , compton cross section given
by: Oen& Holmes JAP 30 p. 1289
Ep(Max)
v included in a .
The results of the displacement-density computations are given in Table IV for each energy
range of each radiation type. According to these results, the displacement density is greatest due to
protons, followed by that due to neutrons, electrons, and 7 rays. The sum of displacement densities
for all radiation types is 4.1 X 1015cm~^. It is important to note that about half of this
displacement density is due to the protons of energies 10 and SOMeV. This circumstance suggests
that protons in this energy range should be regarded as the greatest menace to satisfactory
performance of the ATOM, for planning experimental device irradiations to simulate the radiation
environment.'
To compute the displacement density due to reactor spectrum neutrons, we must use an
expression for j which differs from that given in Table III for monoenergetic neutrons to account
for the energy distribution of reactor spectrum neutrons. Following Billington and Crawford, we
take
11
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Ep (Max)
P
 2 In / Ep (Max) X
as the formula for average primary recoil energy, for the reactor spectrum neutron case. Using
Equation (4) in Equations (3) and (2) gives, for the displacement density due to reactor spectrum
neutrons,
Nd = 42.5 0RSN (5)
where:
0RSN = reactor spectrum neutron fluence
Equating the RHS of Equation (5) to the total displacement density gives:
42.5 0RSN = 4.1 X 1015 cm~3
or
0RSN - 9.6 X 1013cm~2
the equivalent reactor spectrum neutron fluence.
2. Increase of Channel Resistivity
Figure 4 exhibits a family of curves, published by M.G. Buehler, for the resistivity of n-type
silicon following exposure to reactor spectrum neutrons. These curves were calculated from the
formula
444 " ^'^
\
where:
p = preirradiation resistivity
nQ = preirradiation carrier concentration
0 = neutron fluence
Equation (6) can be used to predict the ATOM JFET channel resistivity following exposure to the
equivalent reactor spectrum neutron fluence, 0R§N =9.6X10 1 3 cm . This prediction is
exhibited in Figure 5; the postirradiation channel resistivity is plotted for an initial (preirradiation)
resistivity ranging from 0. to 1.0 £2 cm. This range includes the tentative dqsign value for this
parameter of about 0.6 £1 cm. Within this range, the maximum channel resistivity increase is about
20%; near the tentative design value, it is about 12%.
12
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Table IV. Summary of Computed Displacement Densities
Protons
Ep (MeV) Nd (cm -3)
3 5.4 X 1Q14
10 1.03X1015
30 1.5X1015
100 2.05 X 1fl14
300 2.8X1Q11
1000 7.1 X 109
3000 1.1X108
10000 1.7 X ID8
TOTAL 3.3X1015
Electrons
E (MeV) Nd(cm-3)
3 5.2X1Q11
10 6.2X1011
30 3.6X1QH
100 e.exio^
300 6.2 X 1013
TOTAL 1.2X1Q13
Neutrons
En (MeV)
0.5
0.5-1.5
1.5-2.5
2.5 - 3.5
>3.5
TOTAL
Nd(cm-3)
2.3 X 1013
1.03 X1Q14
2.9X1014
3.1 X 1fl14
5.8 X 1Q13
7.8 X IQl4
7-Rays
E7 (MeV)
.2 -.5
.5-1.0
1.0-2.0
2.0-3.0
>3.0
TOTAL
Total for all radiations = 4.1 X 1Q15 cm~3
Equivalent reactor spectrum neutron fluence, 0= 9.6 X 1fl13
Nd (cm -3)
2.5 X 108
3.3 X 101°
1.2X1011
6.6X1011
4X 1010
8.5 X 1011
cm-2
3. Increase of Junction Leakage Current
The best available approach to estimating junction leakage current in the ATOM JFET consists
in scaling experimental data from neutron-irradiated diodes. Data are available from 20-mil-diameter
diodes, having base resistivity of about 0.5 ft cm. From these data, a leakage current density of
1 1 O 1 O ^
3.2 X 10 amp/mil was derived, corresponding to a neutron fluence of 6 X 10 cm . For the
ATOM JFET, we estimate a junction leakage current of 4.7 X 10~8 amp at 6 X 1013 cm~2 and
7 X 10~8 amp at 9 X 1013 cm~2.
E. CONCLUSIONS
The prescribed radiation environment will produce, in the ATOM JFET of present, tentative
design, the following effects:
o
• lonization current of about 10 ampere
• Increase in channel resistivity of about 12%
• Junction leakage current of about 7 X 10~8 ampere
13
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We conclude that the radiation environment does not appear to be a serious threat to satisfactory
performance of the ATOM JFET. Because of the uncertainties in the method used to estimate
displacement effects, however, we recommend that postirradiation operation of the ATOM device
be validated by experimental irradiations. Such irradiations should include medium-energy (10 to
100 MeV) proton irradiations because protons appear to be the most damaging component of the
environment.
15
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SECTION III
ATOM DESIGN
A. ATOM/JFET REQUIREMENTS
The electrical requirements of the ATOM are given in Table V. Electrical specifications used to
determine the JFET parameters were the overvoltage requirement, the error voltage requirement,
and the control voltages. These electrical parameters specify the resistivity of the channel and the
relative dimensions of the JFET illustrated in Figure 6. The crosstalk and settling time of the ATOM
are a function of device capacitance, and are optimized by fabricating the JFET with the minimum
possible gate length and source-to-drain contact spacing.
1. Overvoltage
The overvoltage requirement of 30 volts sets the minimum allowed breakdown voltage of the
gate-channel junction. This breakdown voltage will be controlled by the channel resistivity and the
depth of the upper gate channel junction.
2. Control Voltage
The control voltage specifications, the allowed input signal swing, and the gate drive circuitry
determine the maximum allowed pinch-off voltage of the JFET and the "on" voltage for the JFET.
The approximate equivalent circuit which determines the gate channel junction voltage at which the
JFET is defined as "on" is illustrated in Figure 7. The worst-case "on" condition occurs when the
voltage at the input, defined as "on," is +3 volts and the voltage to the other input on the same
clock drive line is —3 volts. For this condition, the gate channel junction of the "on" transistor is
reverse biased by 5.5 volts. The worst-case "off" condition is represented by the approximate
equivalent circuit in Figure 8. The worst-case "off" condition occurs when the voltage on the input
of the "off" transistors is -3 volts and the ATOM is operating at a low repetition rate. For this case,
the bias on the gate channel junctions (—10.5 volts) is the maximum allowed pinch-off voltage of
the JFET. The designed maximum "off voltage influences the required width of the JFET. The
allowed pinch-off voltages for the JFETs in the ATOM will be
8.5 V< VpQ< 10.5V (7)
to allow a suitable spread in the pinch-off voltage of the JFETs fabricated by the dielectric isolation
process.
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+4.5V
VQN =» "ON" CHANNEL THICKNESS
200 pF
WORST-CASE CONDITION
V|N(3) = -3
OR
V | N(1)±3V
V|N (3) * 3V
-3V V |N(3)
CA29797
VON = 5-5V
Figure 7. Input and Control Voltages for "On" Condition
-14 (OFF)
v | N (D±3V
3 V|N (3) ± 3V
WORST-CASE CONDITION
LOW REPETITION RATE
VQFF {M\N}/ = 10.5V Vpo (MAX)
CA29798
Figure 8. Input and Control Voltages for "Off Condition
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3. Output Error
The output-error specification determines the required "on" resistance of the JFET. The
circuit in Figure 9 represents the equivalent circuit used to determine the "on" resistance
requirement. The error voltage from Figure 9 is
error - ein-eQ = ejn
-3
RT
2 Ron
von
(8)
The required maximum error voltage is 10 •* volts, which is satisfied for
Ron < 45 fi a t T = 100°C, Vgc=-5.5 V .
4. Crosstalk
The crosstalk of the ATOM is defined as the ratio of the voltage at the output to a ± 3-volt
peak, 1-kHz input signal, applied simultaneously to each of the "off" inputs. The source and load
impedance conditions are illustrated in Figure 10. There are three direct crosstalk paths in the
ATOM and eleven indirect crosstalk paths through the gate circuit. The approximate equivalent
circuit of the JFET being used to evaluate the crosstalk is illustrated in Figure 11.
The two major direct crosstalk paths in each half of the ATOM are illustrated in Figure 12.
Each of the two paths can be represented by the equivalent circuit shown in Figure 12. The load
-IN
"s
•vw-
"ON
-WVr-
"ON
-VW-
Figure 9. Output Voltage Error
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20
4 O
5 O
6 O
7 O
8 O
Rg=10K Cs=100pF
R, =100K C. =100pF
O X
O Y
Figure 10. ATOM Circuit Configuration for Cross-Talk Measurements
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Figure 11. JFET Equivalent Circuit
impedance represents the approximate reduced load impedance resulting from the source
impedance of the "on" channel. The output voltage resulting from the two major crosstalk paths is
given by
where:
2ab
eo/ein - i +
 2 (a + b + ab) (9)
a = Zg/Zf
b =
ZB = is the gate impedance
6
Zs/ f ZL + Zg ] is the modified load impedance
= is the impedance of Cgs when the JFET is off .
Crosstalk will be measured only under conditions where "a" and "b" are much less than unity. For
this case, the crosstalk expression can be simplified to give
e0/ein - 2 (Zg/Zf) (ZjVZf) (10)
At input frequences of 1 kHz and below,
(200 pF)l -1
thus,
in Z T '
c (off)
(11)
(12)
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200 pF
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C9s I R Cgd
25K
10K > 2.
T
; 200 pF
CA29802
EQUIVALENT CIRCUIT OF PATH #1 OR PATH #2
Figure 12. Direct Cross-Talk Paths and Equivalent Circuit
24
Report No. 03-71-95
The main indirect crosstalk paths in the upper half of the ATOM are illustrated in Figure 13.
In addition, there will be coupling from the lower half of the ATOM through the gate circuit to an
output in the upper half of the ATOM. The indirect crosstalk can only be eliminated by reducing
the impedance at the gate drive points: A, A, B, &. The indirect coupling paths are through the gate
capacitance of an "on" JFET. This capacitance will depend on the input signal and bias voltage, and
may be as much as a factor of 6 larger than Cgs(off). The curve in Figure 14 illustrates the
gate-to-source capacitance of a discrete JFET as a function of gate bias. The capacitance increases
greatly below the pinch-off voltage because the depletion width is decreased and the area of the
capacitor increases to include the entire channel region.
The approximate magnitude of the feedthrough in Path 1 of the gate circuit can be estimated
from the equivalent circuit illustrated in Figure 13. The transfer function of this circuit at
frequencies of 1 kHz and less can be approximated by
e0/ein = wCgc(on)(10K) (Cgc(on)/Cg) (13)
The worst-case magnitude of Cgc (on) occurs when the gate channel junction is near zero bias and
may occur for only a portion of each cycle of the 3-volt input signal. The effective magnitude of
CRC (on) required to keep crosstalk in any one path to less than 2 X 10~^ at 1 kHz with
C = 200 pF is
6
Cgc(on) < 25 pF (14)
Crosstalk in the ATOM is a complex problem; it will require the use of a computer-analysis program
for evaluation.
5. Settling Time
The settling time of the ATOM depends on several boundary conditions, which include:
• Drive capacitance and gate resistor
• Source admittance
• Load admittance
• Input voltage being switched "to"
• Output voltage being switched "from"
• JFET gate-to-channel capacitance
25
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CA29803
EQUIVALENT CIRCUIT OF PATH #1
Figure 13. Indirect Cross-Talk Paths and Equivalent Circuit
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Figure 14. Gate-to-Source Capacitance as Function of Gate Bias
The settling time of the ATOM has been evaluated for the conditions illustrated in Figure 1 5 and
listed below.
Rs = 10KCS= 100 pF
RL = 1 OOK CL = 1 00 pF
R = 25KCdrive = 200pF
o
Switching sequence: 4, 3, 2, 1
The worst-case settling time transients are observed when either the number two or four input
is switched "on." Curves (a) and (b) in Figure 16 represent the output voltage of the ATOM when
the number two input is switched "on." The output-voltage waveform is displayed on two time and
voltage scales to illustrate the relatively short device and drive circuit time constant as well as the
relatively long input and output circuit time constant. Curve (c) in Figure 16 represents the
difference between the voltage at the input and output terminals of the ATOM. The settling time of
the ATOM can be measured from Curve (c) as the time at which the voltage magnitude is less than
30 mV. This occurs for the case illustrated at t = 0.35 MS. The output voltage corresponding to
t = 0.35 MS is 0.23 volt. The effect of the circuit parameters on the waveform of the output voltage
illustrated by Curves (a) and (b) can be explained by the approximate settling time equivalent
27
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CA29B05
Figure 15. ATOM Circuit Configuration for Settling-Time Measurements
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-GROUND (c)
Figure 16. Settling-Time Measurements
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circuit illustrated in Figure 17. At t = 0, the charge on capacitors CL, C§, and Cdr is approximately
zero and the device capacitance, C
 s, is charged to -13 volts. During the initial transient phase, the
gate capacitance, C
 s, is discharged and the drive capacitance charged with a time constant of
~
 Rg Cgs Cgs«100pF (15)
During the discharge of Cgs, a current flows in R^, Cg, and C^, and the output voltage increases
positively. The initial negative swing of eo is caused by other JFETs being turned "off."
The output voltage rises to 0.23 volt at t = 0.35 jus. At this time, Cgs is essentially discharged,
the JFET "on," and the input and output voltage differ by less than 30 mV. Current flow in the
gate circuit continues to charge the 200-pF drive capacitor and the output voltage increases slowly
until the charging current is not sufficient to maintain the output voltage on the effective 200-pF
load capacitance. The output voltage then decays with a time constant
tL ~ (10K) (200pF) = 2/us (16)
until, at t ~ 5 MS, the output voltage drops below 30 MV. These data illustrate that, for zero input
voltage, the settling time is controlled by the R0COC time constant, while the time required for the6 6s
output and input voltages to drop below 30 mV is controlled primarily by the RS(CS + CjO time
constant.
CA29807
-DR
rrri/ / /r / ///
CR[J = 200pF
Cs + CL = 200 pF
RL' = 10K
R = 25K
Figure 17. Settling-Time Equivalent Circuit
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B. JFET DESIGN
1. Ideal JFET
The geometry terms used in the design of the JFET cell are defined in Figure 18. The initial
design analysis relating the pinch-off voltage and "on" resistance of the JFET to device geometry
and channel resistivity was made assuming abrupt one-sided p+n junctions for both the front and
back gates, uniform channel doping, and equal horizontal and vertical diffusion of the front gate.
The minimum device geometries set by the photoresist process are:
Lg = 0.2 mil
Ws = Wd = 0.2 mil
a = 0.3 mil
(17)
(18)
(19)
SOURCE UPPER GATE DRAIN
W
w
W
«2
BACK GATE
CA2980B
Figure 18. JFET Geometry Definitions
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a. Breakdown Voltage
The required minimum BVrj>ss of 30 volts places restrictions on the depth of the upper
gate 5,6 and on the channel resistivity. The curves in Figure 19 illustrate the breakdown voltage of a
p n junction as a function of the doping concentration of the n- region and the depth of the p+n
junction. The minimum allowed upper gate depth, d^, and channel resistivity, pc, which satisfied
the required 30-volt breakdown voltage, are
dgl = 0.06 mil (20)
and
0.4 n/cm (21)
The maximum upper gate depth is set by the minimum spacing of the source drain contacts from
the gate diffustions window at 0.11 mil. Thus, the upper gate channel junction will be located at
0.06 < dgl < 0.11 mil (22)
1000
500
I
ill
C3
S§
z
oQ
HI
cc
CO
200
100
50
30
20
10
10 1610
NcrrT
10,17
CA29809
Figure 19. Breakdown Voltage as Function of Channel Doping Concentration
and Upper Gate Diffusion Depth
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b. Pinch-off Voltage
The minimum "off control voltage (-8.5 volts) on the gate-channel junction determines the
maximum allowed pinch-off voltage, Vpo, and the maximum allowed spacing of the upper and
lower gate-channel junctions. The junction spacing is related to the required pinch-off voltage by
or
where:
= 2
Vbi)
q Nf
1/2
(23)
dg2-dgl - 5 X
1/2
mils (24)
de2 = depth of back gate channel junction
Vjjj = built-in voltage
N., = channel doping
v
es = permittivity of silicon
q = electronic change
The premultiplier "2" assumes equal depletion from the front and back gate.
Once the channel resistivity has been specified from breakdown-voltage requirements, the
difference in the depth of the front and back gate channel junctions can be adjusted to control the
o
pinch-off voltage. In the case of an actual diffused junction, the Lawrence and Warner curves,
which relate the capacitance and depletion widths of a diffused junction to the applied bias voltage,
can be used graphically to determine the depletion of the channel by the front and back
gate-channel junctions.
c. 'On" Resistance
The required "on" resistance, RQn, of the JFET is determined from the allowed output-error
voltage. The output-error-voltage requirement is satisfied for
Ron < 45
The "on" resistance' is related to the device geometry by
(25)
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Pc (L + 1.4a)
R — &
o n
"
(394) (L + 1.4a)
q . n N c Z c . c (M)11 L* W w
where:
Lg = channel length in mils
a = spacing between gate diffusion and source or drain contact in mils
p_ = channel resistivity in n/cm
I*
Mn = channel mobility cm^/V-s
q = electronic charge in coulombs
Zc = channel width in mils
and
tc = channel thickness (at V = VQn) in mils
The channel thickness is given by
tc
 =
 d g 2 -d g l -2W s c (27)
where:
Wcr, = width of gate channel depletion region
The channel thickness at VQn can be expressed by
(5X 10~1JNc)1/-<
The "on" resistance is then given by
8.75 X10+14 (L.
V^1/2] mils (28)
g
°
n
Nc
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The minimum allowed values of Lg and a are set at 0.2 and 0.3 mil respectively by geometry
limitations. The maximum value of channel doping, NC, is set by the required gate-to-channel
breakdown voltage. The value of Vpo and VQn is set by the gate drive voltage, the applied signal
voltage, and the sampling rate. The channel mobility is set by Nc, and is temperature dependent.
The worse-case condition for "on" resistance occurs at 100°C
where:
Mn(100°C) = 0.6Mn(27°C) = 650cm2/V-s (30)
Equation (29) illustrates that the required gate width ( and, hence, the device area) for given
minimum values of Lg and a is minimized by increasing the difference in V Q and VQn. The ATOM
drive circuit allows "on" transistors to become reverse biased to a worst-case magnitude of
—5.5 volts. The worst-case "off" voltage is —8.5 volts. This greatly reduces the possible difference
in Vpo and VQn.
The JFET channel width must be selected to satisfy RQn for the minimum channel doping,
minimum channel mobility, and worst-case drive conditions. The relationship between "on"
resistance, channel width, and the channel doping for
Lg = 0.2 mil
a = 0.3 mil
Von = -5.5 volts
Vpo = -8.5 volts
Vbi = -0.92 volt
Ain = 650cm2/V-s
is given by
(3D
The channel-width requirement for pc = 0.6 ft-cm, N = 10^ cm
is given by
1.55X1012
Zc = — = 390 mils (32)(40) X 108
35
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The basic JFET cell has a linear dimension of 1.0 mils. The required 390-mil channel length
can be realized by 20 cells with a channel width of 19.6 mils. The ideal JFET would fit in a
dielectrically isolated pocket with dimensions of 21 X 21 mils.
For a dielectrically isolated, diffused JFET, the separation of the front and back gates required
to satisfy the pinch-off voltage requirement, the channel thickness at the "on" voltage of the JFET,
and, hence, the required channel width will be a function of the diffusion profile of the gate
channel junctions.
The dielectric isolation process will control the diffusion profile of the gate channel junction
and must be specified before the gate channel junction separation and the channel width are
selected. The following section contains a description of the JFET design for the two dielectric
isolation processes under consideration.
2. Dielectrically Isolated JFET
a. Double Poly Process
The double poly-dielectric isolation process is illustrated in Figure 20. The n-type epitaxial
layer which will be used as the channel of the JFET is not involved in the grinding or
material-removal processes, and its resistivity and thickness are only a function of the variables of
the epitaxial deposition. The epitaxial film is deposited early in the fabrication process, and receives
a heat treatment equivalent to 1375 minutes at 1100°C during the remaining steps of the
fabrication process. This heat treatment results in the diffusion of the p+ substrate into the n-type
epitaxial film. This diffusion has an erfc (x) shape with a diffusion coefficient (D), time product
of
[Dt]1/2 = 2XlO- 4 cm (33)
for the boron in the p+ substrate. The diffusion of the p+ substrate (2 X 10'" cm~^) into the
n-type epitaxial film is illustrated by the curves in Figure 21. The p+ junction moves approximately
0.34 mil during the dielectric isolation process. The initial thickness of the epitaxial film will be set
at 0.48 mil to allow the final desired location of the p+n junction at 0.14 mil from the surface to be
achieved.
The p diffusion into the n-type epitaxial material beyond the p+n junction compensates the
channel doping, causing a skewing of the channel doping, as illustrated in Figure 22. This
compensation causes a computed effective increase in channel resistivity of 20%. The increased
36
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Figure 20. Double Poly-Dielectric Isolation Process
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Figure 21. Concentration Profile of Back Gate Junction
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Figure 22. Concentration Profile of JFET Fabricated by Double
Poly-Dielectric Isolation Process
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effective channel resistivity can be compensated by an increase in channel width. There is some
uncertainty regarding the exact shape of the diffusion tail, and if the diffusion tail drops off slower
than predicted by the assumed erfc(x) shape, a larger increase in channel resistivity would be
observed in the actual devices.
b. Raised Dielectric Process
The raised dielectric isolation process is illustrated in Figure 23. The n-type epitaxial film to be
used for the channel of the JFET will be deposited after all of the mechanical material-removal
steps and after most of the high-temperature processing steps have been completed. The diffusion of
the p+ substrate into the epitaxial film during the raised dielectric isolation process is compared to
the diffusion of the substrate in the double poly process by the curves in Figure 24.
These curves illustrate that the back gate channel junction of the JFET fabricated by the raised
dielectric isolution process will more closely approach the abrupt junction of the ideal JFET than
the back gate channel junction of the JFET fabricated by the double poly-dielectric isolation
process. The diffusion profile of the gate channel junctions of the JFET fabricated by the raised
dielectric isolation process is illustrated in Figure 25. Compensation of the channel resistivity would
not be a problem in the raised structure.
c. Design of Dielectrically Isolated JFET
The "on" resistance of the JFET is related to device parameters through
Pc(Le + 1.4a) (394) (L + 1.4a)
R =
 c g
K
on 7
 t a u N Z t
^
r q
^ ^
 A l
where:
Lg = channel length in mils
a = spacing between gate diffusion and source, or drain contact in mils
P~ = channel resistivity infl-cm
U
^Hn = channel mobility in cmz/V-s
q = electronic charge in coulombs
Z- = channel width in mils
and
tc = channel thickness (at V = VQn) in mils
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Figure 23. Raised Dielectric Isolation Process
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The channel width required to meet the "on" resistance specification of 40ft at 100°C is related to
the "on" channel thickness by the simplified expression
Zc = 73.2/tcmils (Double Poly)
Zc = 58.7/tc mils (Raised Structure)
These relationships are illustrated by the curves in Figure 26. The difference in the expressions
used for the double poly and raised structure is related to the increase in channel resistivity of the
double poly structure by the p+ diffusion tail.
The relation between Vpo, VQn, and tQn can be expressed analytically for an ideal JFET. This
relation for a practical device can be read from the Lawrence and Warner Capacitance Curves,
which relate depletion into the channel to bias voltage for an erfc(x) diffusion into a uniformly
doped substrate.
CA29814
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Figure 24. Comparison of Concentration Profile of Back Gate Junction for JFETs
Fabricated by Raised and Double Poly-Dielectric Isolation Process
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The relation between VQn and tQn for a given V o can be constructed from these curves and
the relation
ton = tpo-Wscl-^ (35)
where:
t_o = depletion-region thickness required to pinch JFET "off
Wscj,Wsc2 = widths of front and back gate depletion into channel
The curves in Figures 27 and 28 illustrate the relation between ton, Vpo, and Von for both the
raised and the double poly structures. The "on" channel thickness and required channel width
obtained from these curves for the required VQn = 5.5 volts, Vpo = 8.5 volts are given by
ton(mil) Zc(mils)
0.129 570 (Double Poly)
0.135 440 (Raised Structure)
The curves in Figures 26, 27, and 28 illustrate the rapid decrease in the required channel width and
the increase in design accuracy as VQn is reduced from Vpo.
d. Dielecideally Isolated JFET Geometry
The JFET geometry to be used if the ATOM is fabricated by the double poly-dielectric
isolation process is illustrated in Figure 29. The JFET has an effective channel width of 570 mils,
and will be realized with 23 cells having a width of 24.8 mils. The JFET will require a dielectrically
isolated pocket with dimensions as follows:
Pocket Width = 26 mils
Pocket Length = 24 mils
The gate of the JFET will be contacted with metallization along one side of the device. The
source and drain metallization will be brought to buss bars at opposite edges of the device.
The JFET geometry which will be used if the ATOM is fabricated by the raised dielectric
isolation process is illustrated in Figure 30. The JFET has an effective channel width of 440 mils,
which will be realized with 21 cells having a width of 21 mils. The JFET will require a dielectrically
isolated pocket with dimensions as follows:
Pocket Width = Pocket Length = 22 mils
43
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Figure 27. "On" Channel Thickness as Function of "On" Voltage
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Figure 28. "On" Channel Thickness as Function of "On" Voltage
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Figure 29. JFET Fabricated by Double Poly-Dielectric Isolation Process
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The metallization of the JFET fabricated by the raised dielectric isolation process is illustrated
in Figure 30 and will be similar to the metallization of the JFET fabricated by the double
poly-dielectric isolation process.
C. ATOM LAYOUT
The ATOM bar layout is required to realize the ATOM circuit illustrated in Figure 1 and the
Quad circuit illustrated in Figure 31, with only a metallization and contact modification. The
proposed bar layout for the ATOM and Quad circuits, fabricated using the double poly-dielectric
isolation process, is illustrated in Figures 32 and 33. The only difference in the two bars will be the
metallization and contact pattern. The resistors will be 1000 n-square diffused resistors. The
tunnels are located in series with the gate resistors and will have an approximate maximum
resistance of 15 12.'. The terminals in the bar layout are numbered to correspond to those in the
ATOM and Quad circuits illustrated in Figures 1 and 31.
The layout of the ATOM and Quad circuits for fabrication by the raised dielectric isolation
process is illustrated in Figures 34 and 35. The bar layout for the raised dielectric isolation process
and the double poly-dielectric isolation process is similar. The differences are in the size of the
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Figure 31. Quad Tree-Switch Circuit Configuration
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Figure 32. ATOM Circuit Layout for Double Poly-Dielectric Isolation Process
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Figure 33. Quad Circuit Layout for Double Poly-Dielectric Isolation Process
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Figure 34. ATOM Circuit Layout for Raised Dielectric Isolation Process
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Figure 35. Quad Circuit Layout for Raised Dielectric Isolation Process
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JFETs and the width and separation of the metallization on the raised layout required for metal
definition in the valleys. The metal in the valleys will be a minimum of two mils in width and will
be separated from other metal by a minimum of two mils. The metal definition on the top of the
raised mesas will follow the 0.5-mil width, 0.4-mil spacing used in the layout of the double poly bar.
D. TEST DEVICES
The test device proposed to be included on each ATOM bar is illustrated in Figure 36. This test
device will have n and p contact regions of 2 X 2 mils, which can be probed prior to metallization.
The long gate structure will allow the sheet resistance of the channel to be measured as a function
of gate bias. This measurement can be used to characterize the channel resistivity thickness product
and the pinch-off voltage of the device. The nominal pinch-off voltage of a slice can, thus, be set
prior to metallization. The 0.2 mil channel on the test device will approximate the actual channel of
the JFET. Capacitance structures will require a minimum area of 50 to 100 mils2 and should not be
included on each test bar. The capacitance and tetrode test devices illustrated in Figure 37 will be
included at several locations on each slice to assist in evaluating the epitaxial film on the slice.
ivf
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JFET
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Figure 36. Test Device To Be Included on ATOM Bar
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Figure 37. Test Devices for Slice Evaluation
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SECTION IV ,
CONCLUSIONS/RECOMMENDATIONS
The ATOM design and layout have been carried out for both the raised dielectric isolation
process and the double poly isolation process. The double poly process is a standard production
process and was the initially proposed dielectric isolation process. The heat treatment after the
epitaxial deposition which is required for isolation by the double poly process
• Linearly grades the back gate channel junction
• Diffuses the back gate junction several lengths of a mil
• Increases the channel resistivity
Control of the diffusion profile of the back gate channel junction over the entire slice is anticipated
to be a problem.
The raised structure is a relatively new dielectric isolation process which avoids the
complication and heat treatment of the double poly-dielectric isolation process. The epitaxial
channel material is deposited late in the dielectric isolation process and has little heat treatment
after deposition. The characteristics of the JFET fabricated by the raised process are expected to
approach those of a discrete JFET.
The primary problem expected in fabricating the ATOMs by the raised dielectric isolation
process is the reliability of the metallization which must run up a 57° ramp to a height of 0.5 mil
and the definition of the metal in the etched valleys. Preliminary studys have shown that the
metallization problems associated with the raised dielectric process, if any, can be solved by design
rules controlling the width and spacing of the metallization in the valleys.
The raised dielectric isolation process is recommended for fabrication of the ATOM because it
offers fabrication simplicity, the JFET characteristics do not depend on the details of a diffusion
tail, and the JFETs will approach the characteristics of a discrete JFET. In addition, the ATOM can
probably be fabricated by the raised process with a higher yield than by the double poly process.
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SECTION V
NEW TECHNOLOGY
Not required, as authorized by Contract Unilateral Modification No. 2 of the subject contract,
which grants a waiver under 14CFR Section 1245.104, and Section IV of the New Technology
Article is applicable to the subject contract.
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